Senior ATE Test Engineer

Overview

• Bachelor's or Master’s degree in Electrical Engineering, Electronic Engineering, or a related field. • Minimum 7years of experience in semiconductor test engineering, ATE test development, yield analysis, yield improvement and production ramp up. • Hands-on experience with ATE test coding, first silicon debug (ex. SCAN, MBIST, DDR), PVT characterization and test time optimization. • Proficiency in ATE test methodologies, including wafer-sort and final test program development. • Proficiency in board design, including load boards, probe cards, and interface hardware. • Expertise in statistical ATE data analysis, failure analysis techniques and root cause identification. • Excellent communication skills with the ability to collaborate across design, product, and manufacturing teams. • Willing to travel for short-term onsite support at OSAT locations during silicon bring-up and mass production.
The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior ATE Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and re-imagined user experience through Echo and Alexa. We want you to help us build on the success of our first generation of ML accelerator at edge. Work hard. Have fun. Make history. Key job responsibilities As a Senior Test Engineer at Amazon, you will play a critical role in new product introduction, leading first silicon bring-up, production ramp-up, and yield optimization. You will work closely with OSAT (Outsourced Semiconductor Assembly & Test) vendors to develop ATE test methodologies, board design, and debug strategies, ensuring product performance, manufacturability, and cost efficiency. This role also involves hands-on debugging on ATE testers for rigorous characterization and correlation with Bench (SLT). Key job responsibilities: • First Silicon Debug & Characterization – Collaborate with Design and OSAT Test Engineering to debug first silicon, execute rigorous characterization, and perform SLT correlation. • ATE Debug & Correlation – Perform hands-on debugging and code bring up on ATE, conduct bench correlation and root cause analysis for yield loss mechanisms. • Test Development & Optimization – Define test program flows and methodologies to achieve comprehensive test coverage, efficient test time, and cost optimization. • Yield Analysis & Improvement – Analyze engineering sample data, characterize NPI product performance, and optimize manufacturing yield windows through statistical data analysis and failure analysis techniques. • Production Readiness & OSAT Management – Finalize wafer-sort and final test programs, oversee early production stages, and drive product to meet yield and test cost targets. • Knowledge Transfer & Sustaining Support – Work closely with OSAT sustaining engineers, ensuring seamless product knowledge transfer and ongoing test optimization. • Board Design & Debug – Contribute to test hardware development, including load board, probe card design and HW qualification for Mass production.